I. INTRODUCTION
The driving factor in research on class D amplifiers is mainly efficiency. It results in a remarkably high power efficiency of 100% assuming ideal switching characteristic. This is because the output power MOS operates in the triode and cut-off regions, hereby dissipating very low quiescent power. Figure 1 shows both solutions for the audio reproduction path in mobile applications. The first topology consists in converting the digital word x(n) to analog and in amplifying with an analog class D power amplifier. This method, called analog class D amplifier, is used for high fidelity audio requirements [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] but include a Digital to Analog Converter (DAC). The second architecture replaces the DAC by a PWM digital modulator, called digital class D, to increase the power efficiency conversion. The motivation of the second chain is the architecture simplification in the digital to analog conversion stage. In this paper, a Digital Class D Amplifier is studied. For this, in a first step, digital modulators solutions are described. Then, open loop digital class D is analyzed and a prototype is realized. Finally control solutions are proposed to increase the linearity of such systems and to correct errors introduced by the power stage.
II. DIGITAL MODULATOR

A. Direct Digital PWM
The direct digital PWM topology is illustrated on figure. 2.
Fig. 2. Direct Digital PWM topology
To drive the power stage DD, the 24 bit input digital word x(n), sampled at F S , has to be modulated in pulse width (PWM) in order to create a bit stream waveform. For this, the reference sawtooth signal of PWM have to sweep all the levels of x(n) during the sample time, as shown on Fig. 3 .
Fig. 3. Pure digital PWM
The minimum frequency of the digital sawtooth quantum, which allows to sweep correctly all the levels of x(n), can be expressed as :
n .F S = 2 24 .48.10 
Obviously, such a frequency is not reachable in CMOS technologies. The used of Sigma Delta (ΣΔ) modulation before PWM is necessary to decrease the sawtooth frequency. Indeed, in addition to the shaping of the noise quantification of x(n), ΣΔ modulation reduces the bit-depth of the signal. In this implementation, the PWM generator frequency, considering a 5 bits ΣΔ modulator with OSR = 25, can be expressed as: 
The implementation of the proposed ΣΔ is done with a odd order CRFB structure (Fig. 4 shows 3 order modulator). 
C. Interpolation of input signal
The over sampling operation consists in increasing the input sampled frequency by a ratio, called OSR (Over Sampling Ratio). Then, a digital low pass filter is needed to shape audio signal and to avoid folded noise. In addition, for audio application, the reconstitution filter needs to have a linear phase to keep the quality of the audio signal. In this condition, the filter transfer function H(z) meets the following condition :
A Finite Impulsive Response filter (FIR) realizes linear phase filter if the coefficients h(i) are symmetrical with respect to the center of impulse response N:
III. OPEN LOOP CLASS D TOPOLOGY
The output stream of the digital modulator has to be translated to drive the output stage as shown on Fig. 5 . This level shifting step is necessary to adapt translate the logic levels of Vp(n) and Vm(n) signals to the power supply V bat in order to have enough power to drive the load. In our audio application, the load is 8Ω and V bat =3.6V. These results confirm the interest of the digital class D approach to increase the playback time of embedded audio systems. However, the major drawback of the open-loop topology is the power supply rejection ratio of 0 dB. Indeed, there is no control of the output voltage and power supply variations are directly introduced to the output signal. In addition, non linear behaviors due to switching are not corrected and increasing consequently the THD.
A feedback system is necessary to have acceptable audio performances. Because of the main errors are due to the power stage, a local feedback loop topology is, in a first time, proposed.
IV. LOCAL CLOSED LOOP CLASS D TOPOLOGY
The idea of controlling the output voltage, called local feedback topology, decreases distortion and increases power supply rejection.
A. Local Feedback Loop: State of the art
Few solutions of local control were already published. In [18] , power supply variations are sensed by ΣΔ ADC and a digital controller corrects the bitstream signal and compensates it. This solution, which is complex and expensive because two ADCs are required (one per supply), increases the PSRR up to 60 dB. However, linearity errors of the power stage are not corrected. The THD is too high for high end audio amplifiers.
In [19] , an algorithm compares the input bitstream with the output and adds a delay in the input signal to correct errors. Performances are good (THD>80dB, PSSR>60dB), but the consumption is too high for embedded systems.
In [20] , a hybrid approach is proposed. The control loop is both analog and digital. This patented solution [21] , is suitable for high power amplifiers. In mobile phones, the output power is too low to use this such of control.
B. Proposed solution: Phase Controlled Loop (PCL)
A solution based on the control of phases, with a feedback on the output voltage, is proposed on Fig. 7 . To work properly, the evolution on V i must not changes when the output signal changes. Indeed, at the end of phase 1, V out voltage goes from V bat to ground, which obviously changes R fb current source in a current sink. If this sink is higher than R in current sources, evolution on V i voltage switches and the loop, instead of going in waiting phase, switches again (Fig.  9 ). The same issue is possible at the end of phase 3. Fig. 9 . Inversion of Vi due to wrong ratio of current sources
To avoid this instability at the end of phases 1 and 3, the following condition must be respected:
Where V bat and V ana are supply voltages of the power stage and the digital modulator.
In addition, to insure good linearity, phases 1/3 and 2/4 must be symmetrical. This condition gives the ideal value of reference voltage Vref:
The AC model of this loop, modeling the power stage and the commutation stage by a single gain [22] allows the understanding of how the loop gain affects PSRR and linearity. In order to increase performances, the single pole is replaced by a double pole, which increases the gain in low frequencies, such as the audio band and has no consequences in high frequencies.
Two solutions of double pole structure are possible: a single amplifier with two poles in the feedback loop (Fig. 10) or two cascaded amplifiers with a single pole in every feedback loop (Fig. 11) . 
If C 2 =C, R 2 =2R and C 1 =C/2, the two approaches have the same AC behavior. The second solution reduces the gain bandwidth constraint on the amplifiers, but needs two of them. In addition, the SNR is better for the second solution because the comparison is done with two signals from the integrator, whereas a reference signal is used in the first solution.
Theses two control loops allow good audio performance in both behavioral and electrical simulations (THD > 80 dB, PSSR > 60 dB and SNR > 100 dB). A silicon implementation is forecast to verify theses results.
V. FULLY CLOSED LOOP CLASS D TOPOLOGY
To increase the global linearity of fully digital amplifiers, the correction of errors due to the digital modulator can be considered (Fig. 12) . The output signal is a bit stream at OSR.F S with high frequency errors due to the power stage. The bandwidth of the feedback loop ADC has to be very high, which is an issue for the system's consumption and efficiency. The use of a low consumption ADC, as continuous time ΣΔ ADC, could be a potential solution actually on feasibility study. 
VII. CONCLUSION
The digital class D amplifier is an interesting solution to increase the efficiency of embedded systems such as mobile phones. The realized prototype of the open-loop topology increases the battery life of audio systems by 30%. However, this solution is not good enough in terms of linearity and power supply rejection. An efficient control is needed to correct the error sources. As the major cause of theses perturbations is the power stage, a local feedback topology is proposed at first. The simulated audio performances of this system are equals to analog class D amplifiers (THD>80dB, PSRR>60dB, SNR>100 dB). However, a global control with correction of power stage and modulator errors should further increase the linearity.
